The present disclosure includes apparatuses, methods, and systems for compensating for voltage offset in memory. An embodiment includes a memory having an array of memory cells, and circuitry configured to sense a data state of a memory cell of the array by applying a voltage to a data line coupled to the memory cell and a plate of the memory cell, wherein the voltage applied to the plate is delayed relative to the voltage applied to the data line.