A method of manufacturing an integrated circuit device includes etching a first portion of a gate electrode to form a first gate isolation opening. The method includes depositing a first dielectric into the first gate isolation opening. The method includes etching a first backside portion of the integrated circuit device to form a second gate isolation opening, wherein the second gate isolation opening exposes a lower surface of the first dielectric. The method includes depositing a second dielectric into the second gate isolation opening.